Italian hardware developer Planckian has signed a strategic development agreement with Los Angeles-based startup Quantum Elements. The partnership will focus on constructing architecture-specific noise models and classical “digital twins” to validate Planckian’s unique superconducting quantum processor layout.
Mapping Unique Noise Channels Ahead of Hardware Scaling
By restructuring standard control schemes, Planckian’s chip architecture is designed to decouple physical control lines from overall qubit counts. While this approach simplifies dilution refrigerator infrastructure and removes classical control bottlenecks, it introduces uncharacterized physical noise channels and state leakage pathways.
Rather than relying on generic, idealized simulations, the joint development program will integrate Quantum Elements’ AI-powered Constellation platform to build a hardware-calibrated virtual model of Planckian’s processor.
- Architecture-Specific Noise Maps: The digital twin will mirror coherent and incoherent noise, qubit state leakage, and operation-level errors.
- QEC Decoding Acceleration: Planckian will use the simulation stack to evaluate and fine-tune topological decoders and quantum error correction (QEC) protocols on classical hardware before committing to chip manufacturing.
- Statistical Acceleration: The modeling relies on a proprietary Quantum Monte Carlo (QMC) algorithm published in Physical Review Letters by Quantum Elements and USC. By tracking statistical “trajectories” instead of full, computationally expensive density matrices, the tool compresses simulation memory requirements, allowing researchers to evaluate complex error-syndrome extraction rounds in hours rather than classical lifetimes.
As hardware developers shift their focus toward logical qubit scaling, creating a tight feedback loop between physical hardware, classical control layers, and decoder software is essential. This partnership enables Planckian to stress-test error-mitigation schemes against a highly accurate representation of its physical hardware on classical machines, establishing a pre-verified development path toward fault-tolerant computing.
Review the full press release here.
July 14, 2026